RISC-V is just an instruction set definition albeit one that can be incrementally defined and spans functionality from an integer-based system to one that sports floating point, virtual machine and vector extensions. Things get more interesting when looking at the implementations of a RISC-V core. Different implementations can offer features from multiple execution units to out-of-order execution.