Welcome back to the show, Matthew Venn!
Matt was previously on Episode 467 from 2019 Supercon, before he started working on the open source toolchains and the education around them.A bunch of news in the open source silicon spaceLatest shuttle was MPW8, MPW9 coming up soon2 new open PDKsOpen source tools growing, much of it comes from Google "Willy Wonka-ing" process and sponsoring the shuttleThis was driven by past guest Tim Ansell (on 501)Tim Edwards of efablessClaire Wolf was on the show in the pastDan Burke talked with Matt at Supercon 2023 about the term "Tapeout"Matt runs the ZeroToAsicCourse youtube channel, which includes a podcast.Global Foundries / IHP open sourceWhat is driving the growth?Open source toolsGoogle MPWOpen source PDKRISC VMing Zhang on The Amp Hour talking about chiplets with ZGlue (now defunct).If you don't get into the lottery, you can pay efabless $10K for 300 chipsPackaging is also toughVolume problems - What happens between 300 chips and 10K chips?Why should people get started with trying out the open source tools?Why are people signing up for the couse?30-50% want to understand silicon20% are academic -- many Universities are switching to the open source toolchain20-30% are commercial users who might want to use the info forReasons for going custom silicon as a business?Security by obscuritySpacePowerSourcing (?)MPW gives you about 10 sq mmMatt put more designs onto his MPW slot, bundling even more designs (which has continued on)OpenRAMYou could fit 25K of SRAM on 10 sq mm#OpenSourceASICHighlightMohamed Kassem of eFabless was on the show in the past. eFabless highlights designs on their site.Check out the 2022 highlight video from Matt!Open TapeoutFOSSI foundation runs the Latchup ConferenceOSDAIndia driving growth of chip design, many large scale companies also have verification teams in indiaSecurity and "inspectability" from cloud companiesRoot of trust chips - Laura from Oxide talked about this when she was on the show.TSMC has an educational program for students in TaiwanTinyTapeoutExtension of the course, joining designs together with a tristate bus"Vosotros" is the "y'all" of the Spanish languageHDL is mostly controlled by the toolsOpenLane by eFabless was based on OpenRoadTinyTapeout is meant for beginnersUri from Wokwi (on show 599) worked with Matt on TinyTapeoutHe added gates to Wokwi, which then can be connected together. The program pushes the gates out, which then can be synthesized.You're closer to the hardware with Wokwi than you will be with Verilog.500-600 standard cells in tiny tapeoutThe Shuttle lottery is getting harder to winThere are more TinyTapeout slotsIt costs $25 for design only, $100 for chipsWhen you get the chip back on a PCB, you select your design (or others!) with a DIP switchCheck out what was on the TinyTapeout 2nd runOlof Kindgren won the Serv RISC V prize, which is a small bit serial processor. Past guest Greg Davill put that design onto TinyTapeout.There is a Discord for the courseSiliwiz explains how silicon can work, allows you to use sliders to control how the silicon gate sizes change.A wafer will take 6 months start to finish if all goes well.MPW1-4 had a hold violation. Sylvain (TNT) who was also on episode 467 did some wizardry to get things working!Siliwiz still not open to publicWhat does it take to tape out a design? Putting the logic inside of other logic when creating a wafer. Then eFabless takes care of the rest.The harness with everything that allows you to access the low level IO is called "caravel"Europractice is another IC service