
Sign up to save your podcasts
Or


Send us a text
The RISC-V instruction set architecture (ISA) has garnered a lot of attention amongst academia and startups. But, being so new, there has been a limited amount of RISC-V IP that one would classify as "production-ready", and, of course, even less silicon.
However, a new industry organization, the OpenHW Group, is looking to take open-source hardware technologies like RISC-V from prototypes to products. This week, Rick O'Connor, President of OpenHW Group and former Executive Director of the RISC-V Foundation, joins the Embedded Insiders to explain the relationship between the new consortium and other open-source initiatives. He also discusses how he believes that production-ready IP like CORE-V RISC-V cores will help accelerate the open-source hardware movement.
For more information, visit embeddedcomputing.com
By Embedded Computing Design4.2
1111 ratings
Send us a text
The RISC-V instruction set architecture (ISA) has garnered a lot of attention amongst academia and startups. But, being so new, there has been a limited amount of RISC-V IP that one would classify as "production-ready", and, of course, even less silicon.
However, a new industry organization, the OpenHW Group, is looking to take open-source hardware technologies like RISC-V from prototypes to products. This week, Rick O'Connor, President of OpenHW Group and former Executive Director of the RISC-V Foundation, joins the Embedded Insiders to explain the relationship between the new consortium and other open-source initiatives. He also discusses how he believes that production-ready IP like CORE-V RISC-V cores will help accelerate the open-source hardware movement.
For more information, visit embeddedcomputing.com

32,003 Listeners

271 Listeners

383 Listeners

289 Listeners

1,644 Listeners

625 Listeners

585 Listeners

231 Listeners

190 Listeners

214 Listeners

289 Listeners

63 Listeners

348 Listeners

10,793 Listeners

64 Listeners