Sign up to save your podcasts
Or
Share Episode 0 “Sic Parvis Magna” (“Greatness From Small Beginnings”)
Share to email
Share to Facebook
Share to X
Share to email
Share to Facebook
Share to X
Or
Episode 0 “Sic Parvis Magna” (“Greatness From Small Beginnings”)
Here are the show notes for Episode 0 “Sic Parvis Magna” (“Greatness From Small Beginnings”).
We’re structuring each podcast episode (loosely) in three parts:
We’ll post useful links and supplementary information in each episode’s show notes. Other things we discussed were: And if you think Naughty Dog made up “sic parvis magna” see here.
Mainframe
Our “Mainframe” topic is about an SPE to z/OS 2.1 for SDSF. APARs mentioned were:
z/OS 2.1 SDSF SPE
Performance
Our “Performance” topic is about detecting address spaces in support of FPGA cards. Some useful information on the new PCIE and FPGHWAM address spaces is
" rel="noopener noreferrer">here. (FPGA Card Support Address Space Detection).
Topics
Contacting Us
You can reach Marna on Twitter as mwalle and by email. You can reach Martin on Twitter as martinpacker and by email. Or you can leave a comment below.
View all episodes
By Marna WalleHere are the show notes for Episode 0 “Sic Parvis Magna” (“Greatness From Small Beginnings”).
We’re structuring each podcast episode (loosely) in three parts:
We’ll post useful links and supplementary information in each episode’s show notes. Other things we discussed were: And if you think Naughty Dog made up “sic parvis magna” see here.
Mainframe
Our “Mainframe” topic is about an SPE to z/OS 2.1 for SDSF. APARs mentioned were:
z/OS 2.1 SDSF SPE
Performance
Our “Performance” topic is about detecting address spaces in support of FPGA cards. Some useful information on the new PCIE and FPGHWAM address spaces is
" rel="noopener noreferrer">here. (FPGA Card Support Address Space Detection).
Topics
Contacting Us
You can reach Marna on Twitter as mwalle and by email. You can reach Martin on Twitter as martinpacker and by email. Or you can leave a comment below.