Sign up to save your podcasts
Or
Share FREESS: A Web-Based Educational Simulator for a RISC-V-Inspired Superscalar Processor with Tomasulo-Style Dynamic Scheduling
Share to email
Share to Facebook
Share to X
Share to email
Share to Facebook
Share to X
Or
FREESS: A Web-Based Educational Simulator for a RISC-V-Inspired Superscalar Processor with Tomasulo-Style Dynamic Scheduling
## Episode Summary
In this episode, we cover:
- **FREESS: A Web-Based Educational Simulator for a RISC-V-Inspired Superscalar Processor with Tomasulo-Style Dynamic Scheduling** (arXiv)
- **Code size reduction by advanced near addressing modes** (arXiv)
- **Evaluating RISC-V Vector Processors: GCC vs. LLVM Autovectorization Benchmarks (May 2026) - News and Statistics - IndexBox** (google_riscv)
- **Checking In On The ISA Wars And Its Impact On CPU Architectures - Hackaday** (google_arch)
- **Support RAJA and Scientific Applications on RVV Architectures** (riscv_news)
---
*Sponsored by LimitLess AI*
View all episodes
By Condor Computing## Episode Summary
In this episode, we cover:
- **FREESS: A Web-Based Educational Simulator for a RISC-V-Inspired Superscalar Processor with Tomasulo-Style Dynamic Scheduling** (arXiv)
- **Code size reduction by advanced near addressing modes** (arXiv)
- **Evaluating RISC-V Vector Processors: GCC vs. LLVM Autovectorization Benchmarks (May 2026) - News and Statistics - IndexBox** (google_riscv)
- **Checking In On The ISA Wars And Its Impact On CPU Architectures - Hackaday** (google_arch)
- **Support RAJA and Scientific Applications on RVV Architectures** (riscv_news)
---
*Sponsored by LimitLess AI*