Sign up to save your podcasts
Or
Share RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
Share to email
Share to Facebook
Share to X
Share to email
Share to Facebook
Share to X
Or
RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
## Episode Summary
In this episode, we cover:
- **RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification** (arXiv)
- **VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs** (arXiv)
- **Nvidia's CUDA platform now supports RISC-V — support brings open source instruction set to AI platforms, joining x86 and Arm - Tom's Hardware** (google_riscv)
- **China claims to have developed the world's first AI-designed processor — LLM turned performance requests into CPU architecture - Tom's Hardware** (google_arch)
- **Bit-Brick K1: Raspberry Pi 5 alternative with different CPU architecture, M.2 and PCIe support launches - Notebookcheck** (google_arch)
---
*Sponsored by LimitLess AI*
View all episodes
By Condor Computing## Episode Summary
In this episode, we cover:
- **RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification** (arXiv)
- **VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs** (arXiv)
- **Nvidia's CUDA platform now supports RISC-V — support brings open source instruction set to AI platforms, joining x86 and Arm - Tom's Hardware** (google_riscv)
- **China claims to have developed the world's first AI-designed processor — LLM turned performance requests into CPU architecture - Tom's Hardware** (google_arch)
- **Bit-Brick K1: Raspberry Pi 5 alternative with different CPU architecture, M.2 and PCIe support launches - Notebookcheck** (google_arch)
---
*Sponsored by LimitLess AI*