Five Minute VHDL Podcast

By Francesco Richichi

Let's talk about hardware design using VHDL... more

Download on the App Store

Download on the App Store

Get it on Google Play

FAQs about Five Minute VHDL Podcast:

How many episodes does Five Minute VHDL Podcast have?

The podcast currently has 33 episodes available.

Five Minute VHDL Podcast episodes:

January 30, 2019 Ep#10-More on driver the resolution function
Solving a dispute in VHDL: the resolution function

Link to image for the episode#10
Solving a dispute in VHDL: the resolution function

t.me/SurfVhdl/50

Website
https://surf-vhdl.com

Telegram channel
https://t.me/SurfVhdl

You can contact me
mail: [email protected]

Telegram:
https://t.me/francesco_surfvhdl

Teachable courses
https://surf-vhdl.link/courses

Music by Francis Preve - https://www.francispreve.com
...more
9min
January 29, 2019 Ep#09-What is a driver in VHDL
What is a driver in VHDL?

Images for the episode
t.me/SurfVhdl/46

Website
https://surf-vhdl.com

Telegram channel
https://t.me/SurfVhdl

You can contact me
mail: [email protected]

Telegram:
https://t.me/francesco_surfvhdl

Teachable courses
https://surf-vhdl.link/courses

Music by Francis Preve - https://www.francispreve.com
...more
4min
January 28, 2019 QA#2-SPI-controller-simulation with Vivado
In this brief episode I want to answer a question from Klajdi on simulation of SPI controller using Vivado

Website
https://surf-vhdl.com

Telegram channel
https://t.me/SurfVhdl

You can contact me
mail: [email protected]

Telegram:
https://t.me/francesco_surfvhdl

Teachable courses
https://surf-vhdl.link/courses
...more
3min
January 26, 2019 QA#1-Do we need clock and address
Answering to Prashant. He asked me this question

“What do we have to give as an input for i_clk and i_addr?”

relative to the post:

https://surf-vhdl.com/how-to-generate-sine-samples-in-vhdl/

Website
https://surf-vhdl.com

Telegram channel
https://t.me/SurfVhdl

You can contact me
mail: [email protected]

Telegram:
https://t.me/francesco_surfvhdl

Teachable courses
https://surf-vhdl.link/courses

Music by Francis Preve - https://www.francispreve.com/
...more
4min
January 25, 2019 Ep#08-concurrency
In this episode we will introduce the Concurrency concept

Website
https://surf-vhdl.com

Telegram channel
https://t.me/SurfVhdl

You can contact me
mail: [email protected]

Telegram:
https://t.me/francesco_surfvhdl

Teachable courses
https://surf-vhdl.link/courses

Music by Francis Preve - https://www.francispreve.com
...more
7min
January 22, 2019 Ep#07-introducing the entity
Introducing Entity. The basic building VHDL block

Website
https://surf-vhdl.com

Telegram channel
https://t.me/SurfVhdl

You can contact me
mail: [email protected]

Telegram:
https://t.me/francesco_surfvhdl

Teachable courses
https://surf-vhdl.link/courses

Music by Francis Preve - https://www.francispreve.com
...more
10min
January 19, 2019 Ep#06-Ok, and now how do I test it?
Let’s understand how digital electronics help us in the debug and test of our design

Website
https://surf-vhdl.com

Telegram channel
https://t.me/SurfVhdl

You can contact me
mail: [email protected]

Telegram:
https://t.me/francesco_surfvhdl

Teachable courses
https://surf-vhdl.link/courses

Music by Francis Preve - https://www.francispreve.com
...more
5min
January 18, 2019 Ep#05-male and female logic
Learn how men and women can be identified as digital circuits

Website
https://surf-vhdl.com

Telegram channel
https://t.me/SurfVhdl

You can contact me
mail: [email protected]

Telegram:
https://t.me/francesco_surfvhdl

Teachable courses
https://surf-vhdl.link/courses

Music by Francis Preve - https://www.francispreve.com/
...more
5min
January 15, 2019 EP#04-Two is enough
Why do we use only two logic level in digital design?

Figures:

https://t.me/SurfVhdl/32

Website
https://surf-vhdl.com

Telegram channel
https://t.me/SurfVhdl

You can contact me
mail: [email protected]

Telegram:
https://t.me/francesco_surfvhdl

Teachable courses
https://surf-vhdl.link/courses

Music by Francis Preve - https://www.francispreve.com
...more
7min
January 15, 2019 Ep#03-a really important thing the interfaces
Let's introduce the FLAT and Hierarchical methodology in Hardware Design

Website
https://surf-vhdl.com

Telegram channel
https://t.me/SurfVhdl

You can contact me
mail: [email protected]

Telegram:
https://t.me/francesco_surfvhdl

Teachable courses
https://surf-vhdl.link/courses

Music by Francis Preve - https://www.francispreve.com
...more
5min

FAQs about Five Minute VHDL Podcast:

How many episodes does Five Minute VHDL Podcast have?

The podcast currently has 33 episodes available.