
Sign up to save your podcasts
Or
Today we’re talking about something that’s top-of-mind for a lot of you: closing the reliability gaps in increasingly complex analog and mixed-signal IC designs—and doing it earlier, faster, and more systematically.
As designs become more heterogeneous and integration of IP blocks more intricate, traditional simulation and ERC tools often aren’t enough. They’re reactive by nature, catching issues too late in the flow—when rework is costly, and design intent is harder to trace.
That’s why “shift-left” verification has become more than just a buzzword. It’s a strategic necessity. And today’s conversation is all about one of the tools helping to make that shift actionable: Siemens’ Insight Analyzer.
4.7
2727 ratings
Today we’re talking about something that’s top-of-mind for a lot of you: closing the reliability gaps in increasingly complex analog and mixed-signal IC designs—and doing it earlier, faster, and more systematically.
As designs become more heterogeneous and integration of IP blocks more intricate, traditional simulation and ERC tools often aren’t enough. They’re reactive by nature, catching issues too late in the flow—when rework is costly, and design intent is harder to trace.
That’s why “shift-left” verification has become more than just a buzzword. It’s a strategic necessity. And today’s conversation is all about one of the tools helping to make that shift actionable: Siemens’ Insight Analyzer.
1,645 Listeners
4,218 Listeners
26,347 Listeners
1,062 Listeners
509 Listeners
271 Listeners
2,533 Listeners
781 Listeners
426 Listeners
0 Listeners
467 Listeners
2,121 Listeners
420 Listeners
2,263 Listeners
461 Listeners