
Sign up to save your podcasts
Or
Send us a text
Researchers at Princeton recently found memory consistency errors in the RISC-V instruction set architecture (ISA), an extensible, open-source ISA spawned out of academia that is being adopted by industry in the development of everything from Internet of Things (IoT) microcontrollers (MCUs) to data center processors. While certain media outlets have sensationalized these findings, the Embedded Insiders ask Rick O’Connor, Executive Director of the RISC-V Foundation for the real scoop. As you’ll hear, there are far fewer errors than originally reported, and those that exist apply to more complex instantiations of the ISA for multicore devices that have yet to be realized in silicon. Meanwhile, the power of the open source community has been applied to address the issue.
For more information, visit embeddedcomputing.com
4.2
1111 ratings
Send us a text
Researchers at Princeton recently found memory consistency errors in the RISC-V instruction set architecture (ISA), an extensible, open-source ISA spawned out of academia that is being adopted by industry in the development of everything from Internet of Things (IoT) microcontrollers (MCUs) to data center processors. While certain media outlets have sensationalized these findings, the Embedded Insiders ask Rick O’Connor, Executive Director of the RISC-V Foundation for the real scoop. As you’ll hear, there are far fewer errors than originally reported, and those that exist apply to more complex instantiations of the ISA for multicore devices that have yet to be realized in silicon. Meanwhile, the power of the open source community has been applied to address the issue.
For more information, visit embeddedcomputing.com
30,839 Listeners
3,195 Listeners
32,283 Listeners
228 Listeners
26,159 Listeners
3,672 Listeners
188 Listeners
1,034 Listeners
884 Listeners
154 Listeners
111,864 Listeners
7,879 Listeners
963 Listeners
1 Listeners
9,189 Listeners